Integration Arm SPE in Perf for Memory Profiling

Leo Yan Linaro Support and Solutions Engineering




Introduction

Arm **Statistical** Profiling Extensions (SPE) is defined as part of Armv8-a architecture (starts from v8.2), which provides hardware based statistical sampling for CPUs.

SPE records operations (memory, exception, SVE, etc) and gathers associated information for the operation, like PC value, data address, event type, timestamp, etc. To avoid prominent overload caused by tracing, SPE uses statistical approach (e.g. random interval) and filter (like latency).

This session gives introduction for Linux supports Arm SPE with Perf tool.

Using Arm SPE with perf tool



Agenda

- Why we need Arm SPE?
- Arm SPE hardware mechanism
- Integration Arm SPE with perf



What is missed from the standard PMU events?

If profile with the PMU events cache-references or cache-misses, the developer can get to know which code piece is the hotspot for memory accessing, but still has no idea which memory region accessing causes performance issue.

Arm PMU events doesn't provide any info for the memory accessing affiliated info, like cache level, remote accessing, TLB, etc, so developers have no chance to optimize memory accessing.

	: 198 of event 'cache-references', 4000 Hz, Event count (approx.): 15551414 _test /root/coresight_test/libcstest.so [Percent: local period] str _x0, [sp, #32]
	if (size > BUF_SIZE)
15.22 7.22 6.85 17.19 21.28 2.70 11.51 8.62 8.52	for (i = 0; i < size; i++) 30: str wzr, [sp, #44] $\downarrow b$ 64 dst[i] = buf[i]; 38: ldrsw x0, [sp, #44] ldr x1, [sp, #24] add x1, x1, x0 ldrsw x0, [sp, #43] add x0, x2, x0 ldrb w1, [x1] strb w1, [x0] for (i = 0; i < size; i++) ldr w0, [sp, #44] add w0, w0, #0x1 str w0, [sp, #44] ldr w1, [sp, #44] ldr w1, [sp, #44] ldr w1, [sp, #44] be aviour for memory operations.
0.90	return i; ldr w0, [sp. #44]

How to profile memory on x86?

ls /sys/devices/cpu/events/mem* /sys/devices/cpu/events/mem-loads //sys/devices/cpu/events/mem-stores # perf mem record -t load,store -- false_sharing.exe \$\overline\$ 949 mticks, reader_thd (thread 3), on node 0 (cpu 2). 991 mticks, reader_thd (thread 2), on node 0 (cpu 1). 1111 mticks, lock_th (thread 1), on node 0 (cnu 3) 1120 mticks, lock_th (thread 0), on node But memory events are not [perf record: Woken up 1 times to write supported by Arm CPUs. So [perf record: Captured and wrote 0. this is one reason we want to enable Arm SPE for memory # perf mem report profiling on Arm platforms.




Agenda

- Why we need Arm SPE?
- Arm SPE hardware mechanism
- Integration Arm SPE with perf




Four stages hardware tracing in Arm SPE





Arm SPE Packets



Agenda

- Why we need Arm SPE?
- Arm SPE hardware mechanism
- Integration Arm SPE with perf




Enabling Perf memory events for Arm SPE

File tools/perf/arch/arm64/util/mem-events.c:


```
static struct perf_mem_event perf_mem_events[PERF_MEM_EVENTS__MAX] = {
       E("spe-load",
                   "arm_spe_0/ts_enable=1,load_filter=1,store_filter=0,min_latency=%u/",
                                                                                    "arm_spe_0"),
       E("spe-store", "arm_spe_0/ts_enable=1,load_filter=0,store_filter=1/",
                                                                                    "arm_spe_0"),
      E("spe-ldst", "arm_spe_0/ts_enable=1,load filter=1,store_filter=1,min_latency=%u/",
                                                                                    "arm_spe_0"),
};
# perf mem record -t load -- false_sharing.exe 2
# perf mem record -t [store] -- false_sharing.exe 2
# perf mem record -t [load,store] -- false_sharing.exe 2
# perf mem record -- false_sharing.exe 2 // This command is equivalent to '-t load, store'
```

Synthesization memory samples

perf.data with SPE trace data



Synthesization data source field



"perf mem report" with memory attributions

5.33 28420 0 11 htt 218714 7.77 25899 0 13 htt 218814 6.68 22420 13 htt 218814 218914 2.53 11666 0 14 htt 218714 2.53 966 11 htt 218714 218714 2.64 6572 13 htt 218227 103744 218714 1.55 6657 14 htt 218214 218214 218214 1.65 41 htt 218174 218214 218214 1.66 34 L1 htt 218174 218214 <t< th=""><th>contribute significant workload for memory</th><th></th><th>ccessed, it's</th><th>TLD scores Welker hit Walker hit Walker</th><th>No No No</th></t<>	contribute significant workload for memory		ccessed, it's	TLD scores Welker hit Walker	No No
1818:10		tharing.exe [.] b data structure is a	ccessed, it's	Walker hit Walker hit	No No No
like the cache level.	ea 🖉	that ing.exe [.] 0 directive for review	ring global	Walker hit Walker hit	No No No
1820: re		haring.exe []] b haring.exe [] b haring.exe [] b	nbols.	Walker hit Walker hit Walker hit	NO NO NO
	ock_th [.] read_write_func eader_thd [.] read_write_func	haring.exe [.] 0 false_sharing.exe [.] 0x0000aaaab71680c0	false_sharing.exe N/A	Walker hit Walker hit Walker hit	No No No
t 21	eader_thd [.] read_write_func 1820:reader_thd [.] read_write_func eader_thd [.] read_write_func	false_sharing.exe [.] max_node_num+0x0 false_sharing.exe [.] thread+0x0 false_sharing.exe [.] 0x0000fffb1f90a8	false_sharing.exe N/A false_sharing.exe N/A anon N/A	Walker hit Walker hit Walker hit	No No
Press '?' for help on key bindings					VIRTUAL • S

Let's move! - "perf c2c" with HITM tags on x86

perf c2c record -- false_sharing.exe 2

perf c2c report




Shared Data Cache Line Table (2 entries, sorted on To Cacheline Tot Index Address 0 0x55e076fea100 1 0x55e076fea080 0 1	Load Hitm Total Total Total L LclHitm RmtHitm records Loads Stores 8 528 0 7108 3802 3306	s L1Hit L1Miss FB l	56 57 165 528 0	Hit Load Dram IntHitm Lcl Rmt 0 1 0 0 0 0
Press 'd' to display cac line details.	he straightforw	ware memory event su ward to locate which c with its modified copy. stribution Pareto Tabl	ache line is accessed	
Cacheline 0x55e076fea100 MITM Store Refs CL RmtHitm LclHitm L1 Hit L1 Miss Off Node PA cnt 0.00% 68.18% 0.00% 0.00% 0x0 0 1 0.00% 10.23% 95.67% 0.00% 0x0 0 1 0.00% 0.00% 0.00% 0x0 0 1 0.00% 0.00% 0.00% 0x0 0 1 0.00% 0.00% 0.00% 0x0 0 1	0x55e076de8c1d 0 2069 10 0x55e076de8c16 0 1804 12 0x55e076de8c28 0 0	load records cnt 1012 1473 3 [.] read_wi 1202 3961 3 [.] read_wi 0 833 3 [.] read_wi	Symbol Object rite_func false_sharing.exe false_sharing rite_func false_sharing.exe false_sharing rite_func false_sharing.exe false_sharing rite_func false_sharing.exe false_sharing	example.c:145 0 example.c:146 0
	iled cache line view, it shows v			_ Linaro, 🔎

access the same cache line, and what's the workloads is caused by HITM or store references.



"perf c2c" with Arm SPE

- # perf c2c record -- false_sharing.exe 2
- # perf c2c report



Experiment: "perf c2c" with option "-d all"

perf c2c report -d all --coalesce tid,pid,iaddr,dso

Shared	Data Cache Line Tab	le	(15 ent	ries, sort	ed on All	Load Acces	s)												
	····· Cacheli	ne		Load Hit	Load Hit	Total	Total	Total	Stor		Cor	e Load Hit	t	- LLC Loa	d Hit	- RMT Load	Hit	Load Dra	am
Index	Address	Node	PA cnt	Pct	Total	records	Loads	Stores	L1Hit	L1Miss	FB	L1	L2	LclHit	LclHitm	RmtHit F	antHitm	Lcl	Rmt
Θ	0xaaaada771fc0	N/A	Θ	26.36%	39113	39113	39113	0	Θ	0	Θ	39113	Θ	Θ	0	0	Θ	0	Θ
1	0xaaaada771f80	N/A	0	24.77%	36750	36750	36750	0	Θ	0	Θ	36750	0	Θ	0	Θ	0	0	Θ
2	0xaaaada761480	N/A	Θ	9.07%	13462	13462	13462	0	Θ	0	0	13462	Θ	0	Θ	Θ	0	Θ	0
3	0xaaaada772100	N/A	Θ	7.43%	11016	11016	11016	0	Θ	0	Θ	11016	Θ	Θ	Θ	Θ	0	Θ	Θ
4	0xffff92ffc980	N/A	0	5.85%	8686	8686	8686	0	Θ	0	0	8686	Θ	0	Θ	Θ	0	Θ	0
5	0xffff93ffe980	N/A	0	5.15%	7640	7640	7640	0	0	0	Θ	7640	0	0	0	Θ	0	Θ	Θ
6	0xaaaada772000	N/A	Θ	4.61%	6837	6837	6837	0	Θ	0	Θ	6837	Θ	Θ	Θ	Θ	0	Θ	0
7	0xffff937fd980	N/A	Θ	4.55%	6757	6757	6757	0	Θ	Θ	Θ	6757	Θ	Θ	Θ	Θ	Θ	Θ	Θ
8	0xffffa88a7980	N/A	Θ	4.38%	6503	6503	6503	Θ	Θ	0	Θ	6503	0	0	Θ	0	0	Θ	0
9	0xaaaada772080	N/A	0	2.93%	4351	4351	4351	0	0	0	Θ	4351	0	Θ	Θ	Θ	Θ	0	Θ
10	0xaaaada7720c0	N/A	Θ	1.80%	2665	2665	2665	0	Θ	0	Θ	2665	Θ	0	0	0	0	Θ	0
11	0xffffa90a8980	N/A	Θ	0.96%	1425	1425	1425	0	Θ	Θ	Θ	1425	Θ	0	Θ	Θ	Θ	Θ	Θ
12	0xffffa98a9980	N/A	Θ	0.96%	1420	1420	1420	0	Θ	0	0	1420	0	0	Θ	Θ	0	Ø	0
13	0xffffaa8ab980	N/A	0	0.49%	723	723	723	0	0	0	Θ	723	0	0	0	Θ	Θ	0	Θ
14	0xffffaa0aa980	N/A	Θ	0.41%	607	607	607	0	Θ	0	0	607	Θ	0	0	0	0	Θ	Θ

Shared Data Cache Line Table



Experiment: "perf c2c" with option "-d all" - cont.

perf c2c report -d all --coalesce tid,pid,iaddr,dso

Shared Cache Line Distribution Pareto Table

Cach	eline 6	9xaaaada	771fc0															A	
	Load Re	efs	Store	Refs		- CL -						cycles		Total	cpu		Shared		
	Hit	Miss	L1 Hit	L1 Miss	Off	Node	PA cnt	Pid	Tid	Code address	rmt hitm	lcl hitm	load	records		Symbol	Object	Source:Line	Node
6.		0.00%	0.00%	0.00%	0x0	N/A	0	2380	2387:reader_thd	0xaaaada760dfc	Θ	Θ	0	2448	1 [false_sharing_example.c:152	
4.		0.00%	0.00%	0.00%	0x0	N/A	Θ	2380	2389:reader_thd	0xaaaada760dfc	Θ	Θ	Θ	1594	2 [false_sharing_example.c:152	
2.	91%	0.00%	0.00%	0.00%	0x0	N/A	Θ	2380	2388:reader_thd	0xaaaada760dfc	Θ	Θ	0	1138	1 [.] read_write_func	false_sharing.exe	false_sharing_example.c:152	2
		0.00%	0.00%	0.00%	ΘxΘ	N/A	Θ	2380	2386:reader_thd	0xaaaada760dfc	Θ	Θ	Θ	746	1 [false_sharing_example.c:152	
10.	5/0%	0.00%	0.00%	0.00%	0x20	N/A	Θ	2380	2388:reader_thd	0xaaaada760e4c	Θ	Θ	Θ	4145	1 [false_sharing_example.c:155	
		0.00%	0.00%	0.00%	0x20	N/A	Θ	2380	2384:lock_th	0xaaaada760ddc	Θ	Θ	0	3237	1 [false_sharing_example.c:146	
7.	32%	0.00%	0.00%	0.00%	0x20	N/A	Θ	2380	2385:lock_th	0xaaaada760ddc	Θ	Θ	Θ	2864	1 [.] read_write_func	false_sharing.exe	false_sharing_example.c:146	3
		0.00%	0.00%	0.00%	0x20	N/A	Θ	2380	2384:lock_th	0xaaaada760dcc	Θ	Θ	Θ	2464	1 [false_sharing_example.c:146	
5.	71%	0.00%	0.00%	0.00%	0x20	N/A	Θ	2380	2382:lock_th	0xaaaada760ddc	Θ	Θ	Θ	2232	1 [.] read_write_func	false_sharing.exe	false_sharing_example.c:146	Θ
5.		0.00%	0.00%	0.00%	0x20	N/A	Θ	2380	2385:lock_th	0xaaaada760dcc	Θ	Θ	Θ	2156	1 [false_sharing_example.c:146	
5.		0.00%	0.00%	0.00%	0x20	N/A	Θ	2380	2384: lock_th	0xaaaada760db0	Θ	Θ	0	2116	1 [false_sharing_example.c:145	
5.		0.00%	0.00%	0.00%	0x20	N/A	Θ	2380	2385:lock_th	0xaaaada760db0	Θ	Θ	Θ	2077	1 [false_sharing_example.c:145	
5.		0.00%	0.00%	0.00%	0x20	N/A	Θ	2380	2389:reader_thd	0xaaaada760e78	Θ	Θ	Θ	2073	2 [false_sharing_example.c:159	
5.	29%	0.00%	0.00%	0.00%	0x20	N/A	Θ	2380	2383:lock_th	0xaaaada760ddc	Θ	Θ	0	2071	1 [.] read write func	false_sharing.exe	false_sharing_example.c:146	1
4.		0.00%	0.00%	0.00%	0x20	N/A	Θ	2380	2386:reader_thd	0xaaaada760e78	Θ	Θ	0	1774	1 [.] read_write_func	false_sharing.exe	false_sharing_example.c:159	Θ
4.	29%	0.00%	0.00%	0.00%	0x20	N/A	Θ	2380	2387:reader_thd	0xaaaada760ea4	Θ	Θ	Θ	1676	1 [.] read_write_func	false_sharing.exe	false_sharing_example.c:163	1
3.	99%	0.00%	0.00%	0.00%	0x20	N/A	Θ	2380	2382:lock_th	0xaaaada760dcc	Θ	Θ	Θ	1209	1 [false_sharing_example.c:146	
2.		0.00%	0.00%	0.00%	0x20	N/A	Θ	2380	2383:lock_th	0xaaaada760dcc	Θ	Θ	Θ	1147	1 [false_sharing_example.c:146	
2.	65%	0.00%	0.00%	0.00%	0x20	N/A	Θ	2380	2382:lock_th	0xaaaada760db0	Θ	Θ	0	1035	1 [.] read_write_func	false_sharing.exe	false_sharing_example.c:145	Θ
2.	33%	0.00%	0.00%	0.00%	0x20	N/A	Θ	2380	2383:lock_th	0xaaaada760db0	Θ	Θ	Θ	911	1 [.] read_write_func	false_sharing.exe	false_sharing_example.c:145	1

For the store samples, since Arm SPE doesn't give out any memory hierarchy information, like L1 hit/miss or LLC hit/miss, thus the cache line distribution doesn't show any statistics for store operations.



Recap

- Arm SPE has been enabled with perf tool for below sub commands
 - perf record / perf report / perf script
 - perf mem record / perf mem report
- Arm SPE is found the memory hierarchy info is missed for store ops
 - *perf c2c* has not yet supported for Arm SPE on the mainline kernel
 - <u>https://lore.kernel.org/patchwork/cover/1353064/</u>
 Only partial patches have been merged for "perf c2c" refactoring; the patches for extension display option "all" are left out.
- Arm SPE PID tracing can only support the root namespace
 - If using the CONTEXTIDR_EL1/EL2 for PID tracing, it only can support tracing PID in the root namespace and it's possible to leak info for non-root namespace tracing;
 - So far only support PID tracing for root namespace.
 - <u>https://lore.kernel.org/patchwork/patch/1367664/</u>



Acknowledgement

Al Grant (Arm) Haojian Zhuang (Linaro) James Clark (Arm) Michael Williams (Arm)



Thank you

Accelerating deployment in the Arm Ecosystem

Leo Yan <leo.yan@linaro.org>

